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Abstract 
Current-limiting strategies for solid-state circuit breaker (SSCB) without adding impedance is 
introduced in this paper. With the current limitation of novel phase-shifting method, the advantages 
are simple hardware structure, relatively low cost, no heat generation, low weight and small size. 
Current-limiting capability is exploited with qualities of good control accuracy and robustness. The 
principle and theoretical analysis of phase-shifting current-limiting method are detailed introduced 
together with simulation/experimental verifications. 
Introduction 
Traditional mechanical circuit breaker (MCB) is with a limited operating speed and reduced lifetime 
because of its electromagnetic contacts. In recent times, power semiconductors have been used to 
substitute MCBs. These kinds of configurations are called solid-state circuit breaker (SSCB) [1-4]. 
There is no arcing, no contact erosion, so that the lifetime of an SSCB is high than an MCB. Due to 
the absence of mechanical part, the reaction speed of SSCB is high. SSCB is suitable for both AC and 
DC. With digital control, SSCB is accurate and flexible for multi-functional control and monitoring. 
With the use of wide bandgap devices (SiC or GaN), SSCBs are suitable for where fast switching is 
the precedence and losses are acceptable. 
The basic configuration of a solid-state circuit breaker (SSCB) is a bi-directional semiconductor 
switch paralleled with MOV arrester, as shown in Fig. 1. With proper control of semiconductor 
switches, current-limiting function may be achieved [5]. In that way, no additional elements is needed, 
this may reduce the circuit breaker system dimension and cost. 
MOV
Insulation Switch Semiconductor Switch
 
Fig. 1: Basic configuration of an SSCB without additional components. 
For both AC/DC applications, PWM control (pulsed gate signal) and linear region control (variable 
gate signal) of the main semiconductor devices are appropriate. For AC applications, phase-shifting 
control is suitable for current limitation without additional impedance. The advantages of the proposed 
phase-shifting current-limiting control method are: a) Simple hardware structure; b) relatively low 
cost; c) high control accuracy; d) low weight and small size. 
In this paper, current-limiting control strategies are applied to circuit breaker configurations with 
SiC/Si power devices in which no additional current-limiting passive components are needed e.g. 
inductors [6], PTC resistors [7] or superconductors [8]. The principle and further theoretical analysis is 
shown. Further simulation results are put forward to validate the control scheme. Current-limiting 
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circuit breaker prototype with 400V/500A breaking capability is designed and tested with 
experiments. 
Theoretical Analysis and Control Strategies of CL-SSCB 
SSCB consists of WBG switches with RCD snubber circuits and a metal oxide varistor (MOV). WBG 
switches to break the main current and MOV to absorb the reactor energy. For the three current-
limiting methods, SSCB in Fig. 1 works in different conditions. 
PWM Control Current-Limiting Method (Pulsed Gate Signal) 
The current limitation for DC solid-state circuit breakers could be done by PWM control of the 
semiconductor devices. Therefore, main semiconductor devices are with pulsed gate driving signal. 
Fast WBG semiconductor devices such as SiC are highly recommended for maintaining limited 
currents. 
Linear-Region Control Current-Limiting Method (Variable Gate Signal) 
The current-limiting capability may be realized by using the linear region of the semiconductor 
devices. Therefore, the common-emitter semiconductor devices are working as a resistor to limit the 
current. With different gate voltage control of IGBTs or MOSFETs, the injected resistance to the 
system is different, so that the fault current could be limited. 
Novel Phase-Shifting Current-Limiting Method 
The basic principle of the phase-shifting current-limiting method is to make natural zero crossing of 
line current with the help of AC grid voltage, therefore limit the current without extra energy 
absorption, as shown in Fig. 2. With pure inductive load or with short-circuit fault, no active power is 
injected into the system. With resistive-inductive load or with overload fault, both active power and 
reactive power are injected into the system. The duty ratio and phase shift of the gate signal are 
determined by the condition of load (impedance and power factor) and the specific current-limiting 
requirement (RMS value or peak value). Zero current switching (ZCS) is necessarily achieved to 
eliminate extra power loss on the switches. And this behavior ensures that all of the semiconductor 
devices could be used including thyristors. 
As the current harmonics are much higher than other type of current limiting circuit breakers, for the 
purposes of ER G5/4-1, semiconductor motor controllers (soft starters) and load controllers, which 
comply with IEC 60947-4-2 and IEC 60947-4-3, can be considered as AC regulators and the limits for 
these devices given in ER G5/4-1 will apply [9]. As the current waveform using the proposed phase-
shifting control method is similar to a soft starter of motor and is less than three seconds in most cases, 
the installations of this type of current limiter can be accepted. 
Mathematical Analysis of Phase-Shifting Characteristics 
When grid voltage is ݑ୥ = ܷ୥୫sin	(߱୥t + ߮୥), line impedance is ܼ୪୧୬ୣ = ܴ୪୧୬ୣ + j߱୥ܮ୪୧୬ୣ , the load 
impedance is ܼ୪୭ୟୢ = ܴ୪୭ୟୢ + j߱୥ܮ୪୭ୟୢ . The unlimited prospective current with the given system 
parameters might reach a high value: ݅୳୮ = ௨ౝ௓ౢ౥౗ౚା௓ౢ౟౤౛ =
௎ౝౣ ୱ୧୬൫ఠౝ୲ାఝౝ൯
ோ౩౯౩ା୨ఠౝ௅౩౯౩ = ܫ୳୮୫sin	(߱୥t + ߮୳୮) , 
where ܴୱ୷ୱ = ܴ୪୭ୟୢ + ܴ୪୧୬ୣ , ܮୱ୷ୱ = ܮ୪୭ୟୢ + ܮ୪୧୬ୣ ; 	ܫ୳୮୫ = ௎ౝౣ
ටோ౩౯౩మାఠౝమ௅౩౯౩మ
 is the amplitude of the 
unlimited prospective sinusoidal current; and ߮୳୮ = ߮୥ − ߮ୱ୷ୱ = ߮୥ − arctan	(ఠౝ௅౩౯౩ோ౩౯౩ ) is the phase 
angle of that current. There are two control variables for phase-shifting control current limiting: duty 
ratio of gate signal (ܦ୥ୟ୲ୣ) is the ratio of on-state time to the period time of gate signal; and phase 
angle of gate signal (ߠ୥ୟ୲ୣ) is the phase angle of the turn-on point of gate signal leading the zero 
crossing point of grid voltage. The phase angle of gate signal ߠ୥ୟ୲ୣ ≥ 0 is established for combined 
resistive-inductive loads. 
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Suppose the gate signal turns on at tଵ  and turns off at ݐଶ  during one cycle time, and ݐଵ = 0 as a 
reference mark. When ݐ ∈ [ݐଵ, ݐଶ], and the system resistance is not zero (e.g. overload condition or 
larger line resistance), the limited current is 
 ݅୥(ݐ) = ܫ୳୮୫ ቈsin(߱୥ݐ + π − ߠ୥ୟ୲ୣ − ߮ୱ୷ୱ) − sin(π − ߠ୥ୟ୲ୣ − ߮ୱ୷ୱ) ݁ି
೟
ഓ౩౯౩቉ (1) 
where ߬ୱ୷ୱ = ௅౩౯౩ோ౩౯౩ =
୲ୟ୬	(ఝ౩౯౩)
ఠౝ  is the time constant of the system impedance. ݐଶ is solved by ݅୥(ݐଶ) = 0. 
The line current is made up of two components: the damping component ݅ୢୟ୫୮  and the repeating 
component ݅୰ୣ୮ୣୟ୲ , as shown in Fig. 2. It is apparent that ߮ୱ୷ୱ , ߬ୱ୷ୱ  and ܫ୳୮୫  are the system 
parameters related to ߱୥, ܷ୥୫, ܴୱ୷ୱ and ܮୱ୷ୱ. And ߠ୥ୟ୲ୣ is the main control variable. Fig. 3 shows the 
controlled line current waveforms (p.u. value) with different system impedances with constant ߱୥ =
100π rad/s. The ܦ୥ୟ୲ୣ type solution of (16) is actually the cross-zero point of the waveforms in Fig. 3. 
For peak line current, the control domain is ߠ୥ୟ୲ୣ ∈ [0, π − ߮ୱ୷ୱ], and the range of value is ܫ୥,୮ୣୟ୩ ∈
[0, ܫ୳୮୫]. If the control phase angle ߠ୥ୟ୲ୣ goes up from 0 to π − ߮ୱ୷ୱ, the peak current ܫ୥,୮ୣୟ୩ goes up 
from 0 to ܫ୳୮୫, and ܦ୥ୟ୲ୣ goes up from 0 to 1 at the same time. 
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(b) ܴୱ୷ୱ = 0 
Fig. 2: The principle of the phase-shifting current-limiting method. 
When ߱୥ is considered as a constant, the duty ratio ܦ୥ୟ୲ୣ , p.u. peak current ܫ୥,୮ୣୟ୩  and p.u. RMS 
current ܫ୥,ୖ୑ୗ are actually the functions of phase angle of the system impedance ߮ୱ୷ୱ and gate phase 
angle ߠ୥ୟ୲ୣ ∈ [0, π − ߮ୱ୷ୱ] , that is: ܦ୥ୟ୲ୣ = ఠౝ௧మ஠ = ஽݂ౝ౗౪౛(ߠ୥ୟ୲ୣ, ߮ୱ୷ୱ) , ܫ୥,୮ୣୟ୩,୮୳ =
ூౝ,౦౛౗ౡ
ூ౫౦ౣ =
ூ݂౦౛౗ౡ,౦౫(ߠ୥ୟ୲ୣ, ߮ୱ୷ୱ) and ܫ୥,ୖ୑ୗ,୮୳ =
ூౝ,౎౉౏
ூ౫౦ౣ = ୍݂౎౉౏,౦౫(ߠ୥ୟ୲ୣ, ߮ୱ୷ୱ). Fig. 4 shows the surfaces of ܦ୥ୟ୲ୣ, 
ܫ୥,୮ୣୟ୩,୮୳ and ܫ୥,ୖ୑ୗ,୮୳ related to ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ, respectively. 
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It is reasonable that if the R-L parameters ߮ୱ୷ୱ  are given or observed, we can get ߠ୥ୟ୲ୣ  with the 
reference requirements of ܫ୥,୮ୣୟ୩,୮୳ or ܫ୥,ୖ୑ୗ,୮୳; then with certain ߮ୱ୷ୱ and ߠ୥ୟ୲ୣ, ܦ୥ୟ୲ୣ is found out. 
However if the system parameters are not accurately given, or the parameters are changing and 
difficult to be observed, it is practical to use a close-loop method to control the line current and to 
achieve ZCS off as well. 
 
             (a) ߮ୱ୷ୱ = 0.1π, ߠ୥ୟ୲ୣ ∈ [0: 0.05π: 0.9π].                (2) ߮ୱ୷ୱ = 0.2π, ߠ୥ୟ୲ୣ ∈ [0: 0.05π: 0.8π]. 
 
            (c) ߮ୱ୷ୱ = 0.4π, ߠ୥ୟ୲ୣ ∈ [0: 0.05π: 0.6π].                 (d) ߮ୱ୷ୱ = 0.5π, ߠ୥ୟ୲ୣ ∈ [0: 0.05π: 0.5π]. 
Fig. 3: Time-current waveforms of a half cycle with different system impedance (߱୥ = 100π rad/s). 
   
(a) Surface ܦ୥ୟ୲ୣ, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. (b) Surface ܫ୥,୮ୣୟ୩,୮୳, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. (c) Surface ܫ୥,ୖ୑ୗ,୮୳, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. 
Fig. 4: Control characteristics of ܦ୥ୟ୲ୣ, ߠ୥ୟ୲ୣ, ߮ୱ୷ୱ, ܫ୥,୮ୣୟ୩,୮୳ or ܫ୥,ୖ୑ୗ,୮୳ (߱୥ = 100π rad/s). 
Detailed Practical Control Description 
The general control diagrams are proposed as in Fig. 5. In Fig. 5(a), ܫ୥,୰ୣ୤  is the current-limiting 
command (reference current) value, which could be either ܫ୥,୮ୣୟ୩  or ܫ୥,ୖ୑ୗ , depending on 
requirements. The 2-D lookup table I is related to Fig. 4(b) and Fig. 4(c), which is calculation offline 
and pre-written in the controller’s memory. The 2-D lookup table II is related to Fig. 4(a), which is 
also pre-written in the controller’s memory. If the zero crossing point of grid voltage is captured, the 
system could be controlled with simplified close-loop control method, as shown in Fig. 5(b). 
Compared with Fig. 5(a), neither complex calculation module nor huge 2-D lookup table is needed. 
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However, the dynamic response is not as good as with Fig. 5(a). The grid voltage zero crossing 
detection could be done by using voltage sensor, the estimation method or using other detection tools 
such as a diode. 
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                         (a) Open-loop method.                                                     (b) Close-loop method. 
Fig. 5: General open-close control diagram of current limitation. 
Semiconductor Device Selection of of CL-SSCB 
When For a 400V/500A AC electrical system, the device selection was based on the following criteria: 
(a) Voltage rating: at least 1.5 times the peak phase voltage. Typical ratings at single device level 
of 1.2kV; 
(b) On-state losses: the lower the better, for optimised system efficiency and to contain the design 
of the thermal management. As a hybrid circuit breaker is designed, On-state loss is not a big 
issue of on-state loss. 
Several 1200V semiconductor devices which can be realistically taken into consideration for this kind 
of application are Silicon Insulated Gate Bipolar Transistor (Si IGBT), Silicon Metal Oxide 
Semiconductor Field Effect Transistor (Si MOSFET), Silicon Carbide Metal Oxide Semiconductor 
Field Effect Transistor (SiC MOSFET), Silicon Carbide Junction Field Effect Transistor (SiC JFET) 
and Silicon Carbide Bipolar Junction Transistor (SiC BJT). 
It is obvious that wide-bandgap SiC devices are excellent with higher frequency, lower losses and 
higher reliability to replace Si IGBT and Si MOSFET. SiC MOSFET C2M0025120D may be a good 
choice as it contains anti-parallel diode and with better performance than the others. However, for 
practical applications in hybrid circuit breaker products, Si IGBT devices might be alternative choices 
because their lower price and acceptable performances. 
Table I: Semiconductor devices types in detail. 
Devices 
 
Parameters 
Si IGBT Si MOSFET SiC BJT SiC JFET SiC MOSFET 
FGH40T120SMD IXFB30N120P GA50JT12-247 UJN1205K C2M0025120D 
ID with specific 
TCase 
40A @ 100°C 23A @ 100°C 80A @ 100°C 23A @ 125°C 60A @ 100°C 
Rth,j-c 0.27K/W 0.1K/W 0.26K/W 0.65K/W 0.27K/W 
Max Junction 
temperature 175°C 150°C 175°C 175°C 150°C 
Max PD @ 
TCase=25°C 
555W 1250W 583W 230W 463W 
PD @ 
TCase=100°C 
277W 500W 288W 115W 185W 
On-state 
characteristics VCE(sat)=1.8V RDS(on)=350mΩ RDS(on)=20mΩ RDS(on)=45mΩ RDS(on)=25mΩ 
Anti-parallel 
diode 
Integrated 
0.89K/W 
3.8V 
Intrinsic 
0.1K/W 
1.5V 
Additional 
GA50JT12-247 
0.242K/W  1.5V 
Additional 
UJ2D1230K 
0.4K/W  1.5V 
Intrinsic 
0.24K/W 
3.3V 
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Simulation and Experimental Verifications 
      
(a) Whole breaking process (current: A, voltage: V).    (b) Details of breaking process (current: A, voltage: V). 
Fig. 6: Simulation results of PWM method with continuous current. 
Simulation Results of PWM Control 
Fig. 6 shows the simulation results of PWM method with continuous current, the breaking current is 
set to be 1400A. The power loss on MOV resistor, which is an very big value. The reason why large 
power dissipation is added to MOV when limiting the current, is that no matter what the control 
method is, the switched MOV is equivalent to a variable resistor. When the rated source voltage is 
associated with 2~3 times of rated current and nearly unity power factor, the 2~3 times of rated active 
power must be absorbed by MOV component. 
Fig. 7 shows the functional simulation results of PWM method with discontinuous current. The power 
loss of MOV will be smaller than that of PWM method with continuous current. 
    
(a) Whole breaking process (current: A, voltage: V).   (b) Details of breaking process (current: A, voltage: V). 
Fig. 7: Simulation results of PWM method with discontinuous current. 
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Simulation Results of Linear Region Control 
Fig. 8 and Fig. 9 show the SPICE simulation results of linear region control current limiting. A 
detailed Cree SiC MOSFET SPICE model is used in this simulation for the variable gate voltage 
control for different resistance injection. This simulation uses the minimum number of devices and the 
case is connected to 25°C constant temperature for power dissipation (ideal heat dissipation which is 
not realizable). The paralleled semiconductor devices are assumed to be equal in current. 
 
      (a) Unlimited current waveform (I୥,୮ୣୟ୩ = 3 × I୬).        (b) Limited current waveform (I୥,୮ୣୟ୩ = 2.5 × I୬). 
Fig. 8: Simulation results of linear region control of current limitation (voltage and current). 
 
Fig. 9: Simulation results of linear region control of current limitation (junction temperature in °C). 
Simulation Results of Phase-Shifting Control 
The corresponding surface of  D୥ୟ୲ୣ-θ୥ୟ୲ୣ with 16 check point compared with theoretical solutions in 
Fig. 4 is shown in Fig. 10. The simulation results and theoretical solutions meet closely. The 
correctness of analysis is verified. The correctness of characteristics analysis is verified which lays the 
foundation of further open-loop control method and close-loop control method. 
The system parameter estimation results are good enough for open-loop control even with short circuit 
conditions. As shown in Fig. 11(a). The correctness of open-loop control as well as the estimation 
methods is verified. The close-loop simulation results are shown from Fig. 11(b). Both the briefness 
and data amount of close-loop method is better than open-loop method, but the response speed is 
slower with potential control oscillation. 
  
(a) Surface ܦ୥ୟ୲ୣ, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. (b) Surface ܫ୥,୮ୣୟ୩,୮୳, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. (c) Surface ܫ୥,ୖ୑ୗ,୮୳, ߠ୥ୟ୲ୣ and ߮ୱ୷ୱ. 
Fig. 10: Characteristics surfaces with 16 simulations check points. 
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          (a) Open-loop, ramp command.                  (b) Close-loop, constant command. (ܫ୥,୮ୣୟ୩ = (2.5~1) × ܫ୬) 
Fig. 11: Type Z (ܫ୳୮୫ = 3ܫ୬) simulation waveforms: voltage (V), instant/reference/RMS currents (A) and gate 
signals. 
Experimental Verifications 
Fig. 12 shows the schematic diagram and photograph of designed SSCB with SiC power MOSFETs 
and SiC IGBTs. Table II gives the details of the two SSCB prototypes. With certain MOV, the total 
clear time of SSCB at 150A is less than 1ms, with peak current of about 160A. Although the turn-off 
speed of SiC MOSFET is faster than that of Si IGBT, the trip time of SiC MOSFET is a little larger 
than that of Si IGBT because its switch-off time is delayed by snubber circuit. 
 
Fig. 12: Photograph of designed SSCB with SiC power MOSFETs or Si IGBTs. 
Table II: Details of two SSCB prototypes. 
Parameters Details of prototype 1 Details of prototype 2 
Device type SiC MOSFET Si IGBT 
Part number C2M0025120D 15 in parallel FZ600R17KE3 
Rated current 900A 600A 
MOV arrestor B80K385 B60K385 
Resistor of snubber 50Ω N/A 
Diode of snubber DH60-18A N/A 
Capacitor of snubber 15µF/1100V N/A 
Fig. 13 gives the primary experimental results of SSCB testing. 
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                           (a) With SiC MSOFETs.                                                       (b) With Si IGBTs. 
Fig. 13: Preliminary experimental results of SSCB (360A, breaking at 150A). 
Fig. 14 show the comparison of SSCB operation performance using SiC MOSFET and  Si IGBT, i.e. 
the comparison of total clear time (from a fault occurs to main current reduces to zero) and EPS trip 
time (from EPS contacts to EPS branch current reduces to zero). Although the turn-off speed of SiC 
MOSFET (57ns typical) is faster than that of Si IGBT (200ns typical), the trip time of SiC MOSFET is 
a little larger than that of Si IGBT because its switch-off time is delayed by RCD snubber circuit with 
time constant of 0.75ms. 
 
Fig. 14: Comparison of total clear time and EPS trip time (ms) with SiC MOSFET and Si IGBT. 
Conclusions and Future Works 
In this paper, current-limiting control strategies of PWM control, linear region control as well as 
phase-shifting control are applied to basic solid-state circuit breaker configurations with Si or SiC 
power devices without additional impedance. The principle and further theoretical analysis is proposed 
with analysis. 
When limiting the current with PWM of semiconductor devices, the semiconductor with MOV works 
as a resistor to absorb the energy. All of the resistive power is absorbed by MOV arrestor, which 
makes the MOV to be bigger than other methods. When limiting the current with linear region of 
semiconductor devices, current-limiting may be good only for short period of time depending on SOA 
of semiconductor devices and cooling conditions. 
0 2 4 6 8 10 12 14 16 18 20
-200
0
200
400
600
800
1000
Time(ms)
V
ol
ta
ge
(V
)
 
udc
uHCB
0 2 4 6 8 10 12 14 16 18 20
-100
0
100
200
300
400
500
Time (ms)
Cu
rr
en
t (
A
)
 
 
iEPS
iFMS
iline
0 2 4 6 8 10 12 14 16 18 20
-200
0
200
400
600
800
1000
Time(ms)
V
ol
ta
ge
(V
)
 
udc
uHCB
0 2 4 6 8 10 12 14 16 18 20
-100
0
100
200
300
400
500
Time (ms)
Cu
rr
en
t (
A
)
 
 
iEPS
iFMS
iline
0.00
0.20
0.40
0.60
0.80
1.00
25 50 75 100 125 150
Total Clear (SSCB-SiC)
EPS (SSCB-SiC)
Total Clear (SSCB-Si)
EPS (SSCB-Si)
10 
 
When limiting the current with phase-shifting method, the advantages are simple hardware structure, 
relatively low cost, control with parameter robustness, high control accuracy, no heat generation, low 
weight and small size. The disadvantage would be only AC operation, relatively complex control and 
high current harmonics. 
PLECS and SPICE simulation results are given to validate the control strategies. Current-limiting 
circuit breaker prototype with 400V/500A breaking capability is designed and tested with 
experiments. Future work of current-limiting methods will be the detailed assessments of phase-
shifting method with further experiment verifications. 
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